

1/15 **FIG. 1**








FIG. 2













FIG. 7 Clock z-604 Gating Gating 702b-Module level 702a cell cell Gating Gating Gating Gating Register level cell cell cell cell کر 704d کر 704b 704c 70**′**4a 600d 600a 600c 600b






FIG. 10





FIG. 11

- Half-cycle clock gates
- [] Full-cycle clock gates






FIG. 13






FIG. 14
COMMON SET FINDING



13/15 **FIG. 15**

NETLIST GATING



14/15

FIG. 16

FORCED GATING

